

What is claimed is:

Jul 22

1

4

5

6

1

A wafer, comprising:

at least two die areas formed on the wafer, the at least two die areas defining a street

- 3 therebetween; and
- a stress migration test structure in the street, the stress migration test structure capable of detecting stress migration voids.
 - 2. A waser, comprising:
- at least four die areas formed on the wafer, the at least four die areas defining two intersecting streets thereamong; and
 - a stress migration test structure capable of detecting stress migration voids, the stress migration test structure in a region of the two intersecting streets proximate the at least
 - four die areas.
 - 3. A stress migration test device, comprising:
- a conductive runner, the conductive runner having a length sufficient to develop axial
- 3 stress above the threshold for nucleating voids for the technology in which the runner is
 - fabricated, the conductive runner having a plurality of taps at uniform impedance
- 5 intervals along the runner, the taps spaced along the runner such that the variation of
- impedance of the runner between adjacent taps due to presence of a stress migration void
- 7 in the runner is a detectable portion of the impedance between the adjacent taps absent
- 8 stress migration voids.
- 1 4. A stress migration test device as recited in claim 3, wherein the conductive
- 2 runner defines a width that is the minimum line width for the technology in which the
- 3 runner is fabricated.
- A stress migration test device as recited in claim 3, wherein the conductive
- 2 runner defines a length that is at least 100 micrometers long.
- 1 6. A stress migration test device as recited in claim 3, wherein the conductive
- 2 runner defines a length that is at least 400 micrometers long.

2

1

2

1

2

1

2

3

4

.



- 7. A stress migration test device as recited in claim 3, wherein the distance between adjacent ones of the plurality of taps encompasses at least ten crystallographic grains of the material of which the conductive runner is fabricated.
- 8. A stress migration test device as recited in claim 3, wherein tap conductors extending from the conductive runner to taps are of the same linewidth as the conductive runner.
- 9. A stress migration test device as recited in claim 3, wherein the conductive runner is comprised of two conductive materials providing parallel conduction paths of different impedances.
 - 10. A stress migration test device as recited in claim 3, wherein the conductive runner extends unidirectionally.
 - 11. A stress migration test device as recited in claim 3, wherein the conductive runner serpentines back and forth boustrophedonically.
 - 12. A stress migration test device as recited in claim 3, wherein the conductive runner is fabricated on at least two levels of interconnects.
 - 13. A chip, comprising:
 - a substrate having circuits within an area for circuit layout;
 - bond pads on the substrate along at least one edge of the chip, the bond pads being between the area for circuit layout and the at least one edge of the chip; and
- a stress migration test device fabricated as part of the chip, the stress migration test
- device comprising a conductive runner, the conductive runner having a length sufficient
- to develop axial stress above the threshold for nucleating voids for the technology in
- 8 which the runner is fabricated, the conductive runner having a plurality of taps at uniform
- 9 impedance intervals along the runner, the taps spaced along the runner such that the
- variation of impedance of the runner between adjacent taps due to presence of a stress
- migration void in the conductive runner is a detectable portion of the impedance between
- the adjacent taps absent stress migration voids.
- 1 14. A chip as recited in claim 13, wherein the stress migration test device is fabricated
- in a layer beneath the layer in which the bond pads are fabricated.



1	15. A	chip	as recited	in claim	14.	, packaged	as an	integrated	circuit.

- 1 16. A chip as recited in claim 13, wherein the stress migration test device is fabricated
- between the bond pads and the at least one edge of the chip.
- 1 17. A chip as recited in claim 16, packaged as an integrated circuit.
- 1 18. A chip as recited in claim 13, wherein the stress migration test device is fabricated
- between the bond pads and the area for circuit layout.
- 1 19. A chip as recited in claim 18, packaged as an integrated circuit.
- 20. A chip as recited in claim 13, wherein the stress migration test device is fabricated
- within the area for circuit layout.
- 21. A chip as recited in claim 20, packaged as an integrated circuit.
 - 22. A chip, comprising:
- a substrate having circuits within an area for circuit layout;
- bond pads on the substrate along at least one edge of the chip, the bond pads being
- between the area for circuit layout and the edge of the chip; and
- at least a portion of a stress migration test device fabricated between the bond pads
- and the at least one edge of the chip, the stress migration test device comprising a
- 7 conductive runner, the conductive runner having a length sufficient to develop axial
- 8 stress above the threshold for nucleating voids for the technology in which the runner is
- 9 fabricated, the conductive runner having a plurality of taps at uniform impedance
- intervals along the runner, the taps spaced along the runner such that the variation of
- impedance of the runner between adjacent taps due to presence of a stress migration void
- in the conductive runner is a detectable portion of the impedance between the adjacent
- 13 taps absent stress migration voids.
 - 23. A chip as recited in claim 22, wherein the conductive runner extends
- 2 unidirectionally.

- 1 24. A chip as recited in claim 22, wherein the conductive runner serpentines back and
- 2 forth boustrophedonically.
- 25. A chip as recited in claim 22, wherein at least a portion of a stress migration test
- device is fabricated between the bond pads and more than one edge of the chip.

e' , , '

1

2

1

2

3 4

5

6

7

8

1

2

3

1

2



<u> </u>
1

	26. A (chip as recited	d in claim	1 22, i	packaged	as an	integrated	circuit.
--	---------	-----------------	------------	---------	----------	-------	------------	----------

- 27. A chip as recited in claim 22, wherein the conductive runner of the at least a portion of a stress migration test device is fabricated in more than one level of metal.
- 28. A chip as recited in claim 22, wherein the conductive runner of the at least a portion of a stress migration test device is comprised of two conductive materials providing parallel conduction paths of different impedances.
 - 29. A stress migration test device, comprising:
 - a conductive runner, the conductive runner having a length sufficient to develop axial stress above the threshold for nucleating voids for the technology in which the runner is fabricated, the conductive runner having a plurality of taps at impedance intervals along the runner, the taps spaced along the runner such that the variation of impedance of the runner between adjacent taps due to presence of a stress migration void in the runner is a detectable portion of the expected impedance between the adjacent taps absent stress migration voids.
 - 30. A stress migration test device as recited in claim 29, wherein the conductive runner is comprised of two conductive materials providing parallel conduction paths of different impedances.
 - 31. A stress migration test device as recited in claim 29, wherein the conductive runner is fabricated on at least two levels of interconnects.
 - 32. A chip, comprising:
- a substrate having circuits within an area for circuit layout;
- bond pads on the substrate along at least one edge of the chip, the bond pads being between the area for circuit layout and the at least one edge of the chip; and
- a stress migration test device fabricated as part of the chip, the stress migration test device comprising a conductive runner, the conductive runner having a length sufficient to develop axial stress above the threshold for nucleating voids for the technology in
- 8 which the runner is fabricated, the conductive runner having a plurality of taps at
- 9 impedance intervals along the runner, the taps spaced along the runner such that the
- variation of impedance of the runner between adjacent taps due to presence of a stress

13

14

11	migration void in the conductive runner is a detectable portion of the expected impedance
12	between the adjacent taps absent stress migration voids.
1	33. A chip, comprising:
2	a substrate having circuits within an area for circuit layout;
3	bond pads on the substrate along at least one edge of the chip, the bond pads being
4	between the area for circuit layout and the edge of the chip; and
5	at least a portion of a stress migration test device fabricated between the bond pads
6	and the at least one edge of the chip, the stress migration test device comprising a
7	conductive runner, the conductive runner having a length sufficient to develop axial
8	stress above the threshold for nucleating voids for the technology in which the runner is
9	fabricated, the conductive runner having a plurality of taps at impedance intervals along
10	the runner, the taps spaced along the runner such that the variation of impedance of the
11	runner between adjacent taps due to presence of a stress migration void in the conductive
12	runner is a detectable portion of the expected impedance between the adjacent taps absent
13	stress migration voids.
1	34. A method of determining the presence or absence of stress migration voids in a
2	conductor, comprising the steps of:
3	fabricating on a substrate a conductive runner having a length sufficient to develop
4	axial stress above the threshold for nucleating voids for the technology in which the
5	runner is fabricated;
6	providing taps at equal impedance intervals along the runner;
7	passing a known current through a first portion of the conductive runner between two
8	spaced taps;
9	measuring the voltage developed across a second portion of the conductive runner
10	due to the known current, the second portion of the conductive runner being a subset of
11	the first portion of the conductive runner;

calculating an impedance of the second portion of the conductive runner;

nominal impedance to generate an impedance ratio; and

normalizing the impedance of the second portion of the conductive runner by a



- 15 comparing the impedance ratio to an impedance ratio threshold to determine whether 16 a stress migration void is present in the second portion of the conductive runner.
 - 35. A method as recited in claim 34, further comprising the steps of:
- 2 indexing the two spaced taps defining the first portion of the conductive runner to
- 3 define a new first portion of the conductive runner;
- 4 passing a known current through the new first portion of the conductive runner; and
- developing an impedance of a new second portion of the conductive runner, the new
- 6 second portion of the conductive runner being a subset of the new first portion of the
- 7 conductive runner.

1

2

- 36. A method as recited in claim 35, further comprising the step of:
- 2 repeating the indexing, current passing and impedance developing steps until an
- 3 impedance has been developed for all second portions of the conductive runner.
 - 37. A method as recited in claim 36, further comprising the step of:
 - generating the nominal impedance from the impedances developed for the second
- 3 portions of the conductive runner.
- 38. A method as recited in claim 37, wherein generating a nominal impedance from
- 2 the impedances developed for the second portions of the conductive runner comprises
- 3 generating the nominal impedance as an average of the impedances developed for the
- 4 second portions of the conductive runner.
 - 39. A method of determining the presence or absence of stress migration voids in a
- 2 conductor, comprising the steps of:
- fabricating on a substrate a conductive runner having a length sufficient to develop
- 4 axial stress above the threshold for nucleating voids for the technology in which the
- 5 runner is fabricated;
- 6 providing taps at impedance intervals along the runner;
- 7 passing a known current through a first portion of the conductive runner between two
- 8 spaced taps;
- 9 measuring the voltage developed across a second portion of the conductive runner
- due to the known current, the second portion of the conductive runner being a subset of
- the first portion of the conductive runner;
- calculating an impedance of the second portion of the conductive runner;

normalizing the impedance of the second portion of the conductive runner by an
expected impedance for the second portion of the conductive runner to generate an
impedance ratio; and
comparing the impedance ratio to an impedance ratio threshold to determine whether
a stress migration void is present in the second portion of the conductive runner.
40. A method as recited in claim 39, further comprising the steps of:
indexing the two spaced taps defining the first portion of the conductive runner to
define a new first portion of the conductive runner;
passing a known current through the new first portion of the conductive runner; and
developing an impedance of a new second portion of the conductive runner, the new
second portion of the conductive runner being a subset of the new first portion of the
conductive runner.
41. A method as recited in claim 40, further comprising the step of:
repeating the indexing, current passing and impedance developing steps until an
impedance has been developed for all second portions of the conductive runner.